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This project is part of a series of Radio Frequency In-
terference (RFI) measurement and analysis projects under-
taken by the NAVPGSCOL Satellite Communications Laboratory
concerning UHF satellite communications. Previous efforts
include evaluation of the AS 3018/WSC-l (V) shipboard antenna
{Ref. 1}, preparation of a shipboard RFI measurement package
{Refs. 2-5}, evaluation of shipboard RFI {Ref. 6}, construc-
tion of a shipboard RFI simulator {Ref. 7} and measurement
of shipboard SATCOM terminal performance in the presence of
specific RFI sources {Refs. 8-10}.
In March of 1977, this laboratory received funding from
PME 106-1 of NAVELEX to develop, design, and construct a
SATCOM Signal Analyzer at NAVPGSCOL. The purpose of this
unit is to provide high-speed spectrum analysis and charac-
terization of the outputs of UHF satellite transponders
while operating in orbit. Previous efforts toward achieving
this purpose include design of a computer system to provide
control and signal analysis {Ref. 11} and design and con-
struction of SATCOM Analyzer Receivers {Refs. 12-13}. This
report will present the integration of the Primary Receiver
into the SATCOM Signal Analyzer System.
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B. SPECIFIC GOALS
The specific goals in the development of this system are
to (1) provide all necessary equipment to make real-time
measurements at the Naval Postgraduate School and (2) to pro-
vide the necessary research and development of signal analy-
sis techniques and equipment for possible use in a follow-on
version of the Fleet Satellite Monitoring System (FSM) pre-
sently in use at Naval Communications Stations to monitor
GAPFILLER and FLTSAT operations.
C. SCOPE OF THIS PROJECT
This project consists basically of three parts. First,
modification to existing circuits and addition of new cir-
cuits as necessary in order to achieve satisfactory operation
of the Primary Receiver. Second, complete implementation of
the Primary Receiver Control Panel and establish fundamental
operating procedures for the control panel. Third, create
software as necessary in order to allow remote operation of
the Primary Receiver from its control panel. An additional
part of step three is for the system to provide a means to
use the AN/WSC-3 Receiver at frequencies other than those
discrete values for which it was designed.
D. APPROACH
The SATCOM Signal Analyzer is constructed around an
INTERDATA 7/32 minicomputer which provides system control.
Other primary units directly related to this report are the
12
Primary Receiver and the Receiver Control Panel as shown in
Figure 1. The problem of integrating these units was appro-
ached in three steps as previously outlined. These three




























































































































The Primary Receiver is a phase-locked loop receiver
capable of extremely accurate carrier tracking of the out-
put of UHF communications satellites. Switching within the
receiver allows selection of one of five possible IF filter
bandwidths and one of three possible phase-locked loops. Each
of the phase-locked loops also is capable of operating in one
of four possible loop filter bandwidths. The receiver can be
operated in either the Normal or Squaring Loop mode. All of
these switchable functions (IFBW, VCO, LFBW, N/SQ) can be
selected at the front panel of the receiver or from the Re-
ceiver Control Panel via the INTERDATA 7/32 computer. The
overall system block diagram and the Primary Receiver func-
tional block diagrams are shown in Figures 1, 2 and 3 res-
pectively. Figure 4 shows a front panel view of the receiv-
er. The receiver design is covered in detail in References
12 and 13.
B. ADDITIONS AND MODIFICATIONS
In order to provide for remote operation of the receiver
and to complete its operational tests in a manner such that
design specifications were satisfied, certain circuit addi-
tions or modifications were necessary. New circuits or those
requiring major modifications are covered in detail below.
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1. Receiver Control Circuits
The control circuits to provide the previously dis-
cussed switching functions and automatic operation were
developed using SSI and MSI logic circuits. These circuits
are implemented on two universal PC boards designated PLLll
and PLL12. The functions being controlled are VCO and Loop
Filter Bandwidth, IF Bandwidth, Normal or Squaring Loop,
Local or Remote Operation, Reset of VCO. The control boards
also provide IN/OUT of lock status information, and control
of the front panel indicator lights. The inputs to the con-
trol boards come from either the front panel (local opera-
tion) or from Control Panel C2 (remote operation) . Schematic
diagrams and component layouts for the control boards are
shown in Figures 5 through 8. Tables I and II list the
wiring connections for the boards.
2. Manual Gain Control Circuit
The MGC circuit is constructed on a piece of univer-
sal printed circuit board and mounted in the left rear cor-
ner of the receiver. The MGC potentiometer is mounted next
to the board. The MGC manually sets the operating level of
the IF Amp and provides a front panel meter indication of
that level as a percentage of the amplifier's capability.
The schematic and component layout for the MGC are shown in
Figures 9 and 10. The indicator (LI) and 8 ohm resistors are
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TABLE I - PLLll PIN CONNECTIONS
PIN TO PIN TO
1 + 5 A + 5
2 30 KHZ SW. B +28
3 10 KHZ SW. C PLL4 "CON"
4 3 KHZ SW. D N/C
5 1 KHZ SW. E J9pl0, PLL12-3
6 .2 KHZ SW. F PLL12-4
7 REMOTE SW. H J9p32
8 LOCAL SW. J N/C
9 NORM SW. K PLL4 "CD", J9p3, J9p9
10 SQ. SW L PLL5, 6, 1
11 Sl-1, S2-1 M + 28
12 Sl-2, S2-2 N SQ. LIGHT
13 Sl-3, S2-3 P NORM LIGHT
14 S3-2, S4-2 R REMOTE LIGHT, JlOpl
15 S3-3, S4-3 S LOCAL LIGHT, Jl0p3
16 S3-1, S4-1 T UNLOCK LIGHT, Jl0p5
17 N/C U LOCK LIGHT, Jl0p7
18 N/C V J9pl6
19 N/C W J9pl7
20 N/C X J9pl8
21 N/C Y J9pl9
22 GND Z +28, +5 RET
24
TABLE II - PLL12 PIN CONNECTIONS
FROM TO FROM TO
1 +5 A + 5
2 N/C B PLL5, 6, 7-K3
3 PLLll-E C VC02-3 LIGHT
4 PLLll-F D VC02-10 LIGHT
5 J9p35 E VC02-30 LIGHT
6 J9p34 F VC02-100 LIGHT
7 N/C H VC01-.3 LIGHT
8 VC01-.3/VC0 2 -3/VC03--10 J VC01-1 LIGHT
9 VC01-1/VC02- 10/VC03--30 K N/C
10 VC01-3/VC02- 30/VC03--100 L + 28
11 VC01-10/VC02 -100/VC03-300 M VC01 3 LIGHT
12 ALL VC0 3 N VC01 10 LIGHT
13 ALL VC02 P VC03 10 LIGHT
14 ALL VC01 R PLL9 (SI)
15 N/C S PLL9 (SO)
16 N/C T VC03-30 LIGHT
17 N/C U VC03-100 LIGHT
18 N/C V VC03-300 LIGHT
19 N/C W N/C
20 J9p37 X PLL5, 6, 7-K1
21 J9p36 Y PLL5, 6, 7-K2























































As previously covered, the coaxial switch operation
is handled by the control circuits. The indicators for IF
bandwidth are operated through the coaxial switches as shown
in Figure 11. The additional indicator (Ll) , which is phy-
sically on the MGC board, is added to show when the switch-
ing has taken place (i.e., if Ll is ON then SI, S2, S3, and
S4 have switched to the appropriate position) . This was done
to eliminate any doubt about whether or not a switch was at
fault when troubleshooting.
4. Lamp Test Circuit
A lamp test switch was installed on the front panel
of A6 in order to monitor the indicators for failure. This
switch has to do two things. First, it must interface with
the existing IFBW coaxial switching and indicator circuit,
and second, it must interface with the lamp drivers on the
control boards. The circuit used to accomplish this is
shown in Figure 12. Due to the current surge when testing
all lamps, current limiting resistors were added to the 2 8
volt supply line. These resistors are physically located on
the MGC board (Rl, R2 , R3) . The steering diodes used with




Initial tests showed that the received signal level
at the hard limiter was not sufficiently high to saturate the











































































































































was added at the IF level. The amplifier used is a Watkins-
Johnson model number 6200-352 which provides an additional
28 db of gain. A second additional amplifier (12 db) was
added in the RF group for the same reason.
6. Splitter
An Anzac THV-50 power splitter was added immediately
following the first mixer in order to provide a second input
path to the AN/WSC-3 Receiver. By properly processing any
input signal, it can be converted for use on one of the WSC-3
channels. Thus, the WSC-3 can now be used to demodulate a
signal which was originally not transmitted at one of the




Other minor modifications to the existing receiver
circuits are tabulated in Table III. Tables IV and V list
the pin connections for back panel plugs J9 and J10 respec-
tively. These plugs provide the interconnections to control
panel C2 and the Interdata computer. Figure 13 is a wiring




The LFBW and VCO alignment is outlined in Table VI.
C. OPERATIONAL TESTS
All switching functions and the ability to lock on and
track a received signal were tested and found to be satis-
factory. A test scheme was developed and used to verify the
31
actual bandwidth using the various loop filter and IF filter
combinations. The results of the tests showed the actual
bandwidth to be very near the selected bandwidth. A computer
simulator was used to test the remote operation capability of
the control circuits. Again the results of the test were
satisfactory.
At this point the receiver was judged complete and
operating as designed. Therefore, the project moved to step
two, the Primary Receiver Control Panel (C2)
.
32
TABLE III - MINOR RECEIVER MODIFICATIONS
PC BOARD MINOR MODIFICATIONS
ALL Add power supply filter capacitors as
necessary.
PLL 1 Change Rl to 20K pot. for meter adjust.
PLL 2 Change R9 to 5K pot. for meter adjust.
Change R3 to 4.7K, R4 to 39 and R5 to
1.8K due to design error.
PLL 3 Change R5 to 5K pot. for meter adjust.
Change R3 to 4.7K, R4 to 39 and R5 to 1.8K
due to desing error. Remove R7 and re-
place with short.
PLL 5, 6, 1 Add power to Pin 13 of IC2.
PLL 9 GND enable on IC1. Change Rl to IK and
R2 to 510. Individually GND each VCO and
bypass each VCO PS connection.
Front Panel Change AUTO button to read REMOTE.
Change MAN button to read LOCAL.
PLL 2, 3 Add .1 ufd capacitor between wiper arm
of PI and GND.
33
TABLE IV - J9 PIN CONNECTIONS
PIN FROM TO
1 + 5 RET + 5 RET
2 N/C
3 PLL11-K OP.BD.A SATNO
4-8 N/C
9 PLL11-K OP.BD.A SIN 050
10 PLLll-E, PLL12-4 OP.BD.A SIN 070
11-15 N/C
16 PLL11-V OP.BD.A DOT 60
17 PLL11-W OP.BD.A DOT 040
18 PLL11-X OP.BD.A DOT 020
19 PLL11-Y OP.BD.A DOT 000
20 + 5 RET + 5 RET
21-31 N/C
32 PLLll-H OP.BD.A COT 070
33 N/C
34 PLL12-6 OP.BD.A DOT 070
35 PLL12-5 OP.BD.A DOT 050
36 PLL12-21 OP.BD.A DOT 030
37 PLL12-20 OP.BD.A DOT 010
38-49 N/C
50 + 5 + 5
34
TABLE V - J10 PIN CONNECTIONS
PIN FROM
1 A6 PLL11-R
2 A6 'WSC 3 NORM' LIGHT
3 A6 PLL11-S







C2 'WSC 3 NORM 1 LIGHT
C2 'LOCAL' LIGHT




TABLE VI - LOOP FILTER AND VCO ALIGNMENT PROCEDURES
LOOP FILTER ALIGNMENT (PLL 5,6,7)
1. Connect oscilloscope to the output terminals
of the appropriate board (PLL 5,6or7).
2. Place the loop filter board input switch in
the 'SHORT' position.
3. Place the loop filter board integrating capa-
citor switch in the 'SHORT' position.
4. Observe oscilloscope and adjust PI for a
vdc level at the output of the loop filter board
VCO ALIGNMENT (PLL 9)
1. Short the input to the VCO to be aligned
(VCO 1,2, or 3) by shorting the output of the
appropriate loop filter board (PLL 5, 6 or 7)
.
DO NOT SHORT ACROSS R2 AT THE VCO INPUT.
2. While observing the HP frequency counter
(immediately below the receiver) adjust the VCO
rest frequency to 950 kHz. PLL 9 must be re-
















































































III. RECEIVER CONTROL PANEL C-2
A. GENERAL
The receiver control panel (C2) is located in equipment
rack 8 and is made up of fifty-four momentary pushbutton
switches and indicators. Its purpose is to allow remote
operation of the Primary Receiver (A6) from the operator's
console. The control panel duplicates all of the receiver
front panel controls and in addition it provides for selec-
tion of a satellite, channel number or center frequency, and
mode of operation of the system. The panel layout is shown
in Figures 14 and 15. Figure 16 is a wiring diagram for the
panel.
B. CONTROL PANEL CIRCUIT BOARDS
There are two circuit boards associated with the control
panel. They are the Matrix Board which establishes a unique
address for each control panel switch and the Light Board
which drives the control panel indicators. The general de-
sign concept for these is covered in Reference 11. The
schematics for these circuits are shown in Figures 17 and 18
Figures 19 and 20 show the component layout and Tables VII
and VIII the pin connection for the circuit boards. Figure
21 shows the switch addresses generated by the Matrix Board
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Figure 17 - Control Panel Matrix Board
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C. CONTROL PANEL OPERATION
The purpose of control panel C2 is to provide a remote
control location, at the SATCOM Signal Analyzer operator's
console, for control of the Primary Receiver (A6) . The con-
trol panel buttons are grouped into six catagories with the
following functions: (1) reciever action, (2) satellite
frequency plan selection, (3) type of data to be entered,
(4) numerical data entry, (5) options, and (6) operator
information indicators.
1. Receiver Action Buttons
There are nineteen buttons in this category and their
sole purpose is to duplicate the receiver front panel controls
This is done by providing the appropriate control data, via
the computer, to PLLll and PLL12 of the receiver.
2. Satellite Frequency Plan Selection
There are six buttons of this type whose purpose is
to choose a predetermined frequency plan. Four of these
buttons are functional, the other two are for future use
only. The frequency plans currently in use are shown in
Tables IX and X.
3. Data Entry Buttons
These three buttons specify what type of numerical
data is about to be entered. They are used in conjunction
with the Numerical Entry Buttons and have no real meaning
if used alone. The possible data types are a channel number,
frequency, or mode of operation.
51

























TABLE X - FLTSAT FREQUENCY PLAN

































































































































































































There are fifteen buttons in this group (includes de-
cimal point, clear entry, enter, A and B) . After the data
type is specified, these buttons are used to enter the actual
data.
5 Option Buttons
There were originally four option buttons on the
panel to be used for "unforseen needs". These have all been
used and function as the "Panel On Control", "Panel Off




In addition to the switches on the control panel,
there are seven operator information indicators. These are
used to prompt the operator to take some action or merely to
provide him with some necessary information.
A detailed description of each button and indicator
and its function is contained in Table XI.
D. AN/WSC-3
The source of signal input to the AN/WSC-3 Receiver (used
in a different section of the Satellite Communications Moni-
toring System) is selected at the C2 panel. In the "NORMAL"
case, the signal goes from antenna to RF group to WSC-3.
This is done when the received signal is at one of the WSC-3
channel frequencies.
-If the received signal is not directly
on a WSC-3 channel frequency, and the WSC-3 is to be used,
55









13-16 Send control data to A6
24-27 to select VCO and LFBW.
34-37 Light appropriate lamps
on C2 and A6.
IFBW-ALL 3 8-42 Send control data to A6
to select IFBW. Light
















Send control data to A6
to select Loop Type.
Light appropriate lamp
on C2 and A6
.
Specify appropriate fre-






CHAN 06 Specifies that subsequent
numerical entry will be a
channel number to be used
with selected frequency







numerical entry will be a
frequency in MHz. Light
'Entry Req'd" on C2.
Specifies that subsequent
numerical entry will desig-




TABLE XI - C2 BUTTON FUNCTIONS (con't]
Group Name Number Function
4 All numbers 09-12 Load the value of the
letters and 17-23 button in a register.
decimal 30-31























Based on which Data Entry
was pushed, act accord-
ingly on the contents of
the numerical entry re-
gister.
Enable control panel C2.
Light the lamp on C2
.
Disable- control panel C2.
Light the lamp on C2
Send control data to A6





A6 locked on signal.
A6 not locked on signal.
A6 control at C2.
A6 control at A6
.
Indicates source of input
to AN/WSC-3.
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the signal must be converted to a usable frequency. This con-
version is accomplished by the Primary Receiver local oscil-
lator. Thus, in the "OFFSET" case, the received signal goes
from antenna to RF group to down converter to up converter
(receiver A6) to WSC-3. The properly converted signal can
now be demodulated by the AN/WSC-3. Figure 23 shows a sim-
plified block diagram of this system. Note that the WSC-3
OFFSET mode and normal operation of the Primary Receiver
cannot occur simultaneously.
E. CONTROL PANEL TESTING
The Matrix Board generation of switch addresses, status,
and interrupt signals was tested with satisfactory results.
Future tests for proper operation should check the following:
(1) Proper address (see Figure 21) for the depressed button
is generated at IC3 and 4; (2) Status pulse is generated at
IC16 pin 8 each time a button is pushed; (3) SATNO interrupt
pulse is generated at IC16 pin 11 each time a button is
pushed. Failure of any one of the above indicates improper
operation of the Matrix Board and reference should be made
to the troubleshooting guide in Table XII.
The Control Bus Test Panel (bottom of equipment rack 15)
was used to test the Light Board. The test panel provided
simulated computer data to the Light Board and all lighting
tested satisfactory. Future tests using the Control Bus
Test Panel should proceed as follows: (1) Strobe (up/down)
58
SCLRO; (2) Set in the address of the Light Board on data out
switches; (3) Strobe ADRSO; (4) Set data out switches to
0100 0000; (5) Strobe CMD; (6) Use data out switches to set
up lights (data out corresponds to Light Board column 1)
and DAO to clock the data to C2. In case of improper opera-
tion refer to troubleshooting guide Table XIII.
On completion of these tests, the project proceeded to



















F . = P - - 180 + F,
out rf lo
F, = 405.00 - F c (IF WSC-3 SET AT 225 MHz)lo rf
Figure 23 - AN/WSC-3 OFFSET MODE
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TABLE XII - MATRIX BOARD TROUBLESHOOTING
Symptom
Address lines L-T not
sweeping.
High order lines (R-T)
not sweeping, but low
order (L-P) OK.
Low order lines (L-P)
not sweeping, but high
order (R-T) OK.
No pulse generated at
IC16p8 when button
depressed.







2. Shorted switch or wiring.
3. Clock (IC14) stopped.
4. Check ICl3p6. If clocking
then problem limited to
IC2, 3,4. If not clock-





1. IC9 and 16.
2. CMD 070 state must be low.
3. Address generating circuits
1. IC8, 9, 12, 15, 16.
2. CMD 070 state must be low.
3. Address generating circuits
1. If high order error check
IC1, 3, 5, 6.
2. If low order error check
.
IC2, 4, 5, 6.
Depress button doesn't
stop sweeping of address
lines (L-T)
No clock pulse.
IC5, 6, 9, 10, 11, 13
1. Loss of +5v
2. IC14.
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TABLE XIII - LIGHT BOARD TROUBLESHOOTING
Symptom
Lamp test inoperative.
Any single light out.






VC0 3-30, 1, PNLOFF,
SQUARE
.
B, VC03-100, 3, VCO RESET.
C, VC01-10, VC02-100,







Loss of 28 v supply.
Lamp test for bad bulb.
IC1, 2, 3, 4, 12
IC1, 2, 3, 5, 13.
IC1, 2, 3, 6, 14.
IC1, 2, 3, 7, 15.
IC1, 2, 3, 8, 16.
IC1, 2, 3, 9, 17.
+28 v to drivers grounded,
1. IC1, 2, 3,.




With the Primary Receiver (A6) , Control Panel (C2) , and
the associated cabling and hardware interfacing complete, the
next step was to develop the necessary software to cause
these units to work together through the INTERDATA 7/32 Com-
puter.
The main concern of this report was the creation of the
Control Panel Operating Program. This program was developed
in FORTRAN and is contained in Appendix A of this report.
The individual driver programs for each piece of equipment
(Primary Receiver, Control Panel, and Local Oscillator) were
developed separately and will therefore not be covered in
detail in this report.
B. CONTROL PANEL TO COMPUTER
The Control Panel to Computer interface is handled by the
driver program, PANEL11, contained in reference 15. Tnis
driver performs two major functions. First, when a button on
the control panel is pushed the driver reads the address
generated by the Matrix Board. It then translates that ad-
dress from its hexadecimal coded form (see Figure 21) to a
decimal number to be used by the Control Panel Operating
Program. Second, it performs the necessary logic to light
the appropriate lamp on the control panel. The logic takes
two forms: (1) if light X is on then light Y must be off,
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and (2) only one light in rows A, B, and C can be on at any
given time. These steps set and clear the appropriate bits
in the lamp matrix (see Figure 22) and then the status of all
lamps is updated simultaneously . A simplified block diagram
of this is shown in Figure 24.
C. PRIMARY RECEIVER TO COMPUTER
The Primary Receiver to Computer interface is handled by
the driver programs PRCVRll and FLUKE11 contained in reference
14.
The receiver driver (PRCVRll) supplies control data to
the receiver to determine selection of VCO and LFBW, IFBW,
Normal or Squaring Loop, and VCO Reset. The control data
pertaining to selection of these items is detailed in Table
XIV. Note that DATA OUT bits 1, 3, 5, and 7 apply to the VCO
and LFBW; bits 0, 2, and 4 apply to IFBW; bit 6 applies to
Normal or Squaring Loop. Additionally , this driver provides
status information to the computer about the receiver. It
provides status on "IN" or "OUT" of lock and "LOCAL" or
"REMOTE" operation for use by the Control Panel Operating
Program.
The local oscillator driver (FLUKE 11) provides control
data to the receiver local oscillator (Fluke 6160B) to estab-
lish its frequency of operation.
A simplified block diagram of the Primary Receiver to


















Figure 24 - Control Panel to Computer
Information Flow
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TABLE XIV - PRIMARY RECEIVER CONTROL DATA
VCO and LFBW
Select Data Out Bits




.3 L H H H
1 L H H L
3 L H L H
10 L H L L
3 H L H H
10 H L H L
30 H L L H
100 H L L L
10 H H H H
30 H H H L
100 H H L H
300 H H L L
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TABLE XIV - PRIMARY RECEIVER CONTROL DATA (con't)
IF BANDWIDTH


















































D. CONTROL PANEL TO PRIMARY RECEIVER
The Control Panel to Receiver interface is handled by the
Control Panel Operating Program (C20P) and the previously
discussed equipment drivers (PANEL11, PRCVRll, and FLUKE11)
.
This program was broken into two major sections. The first
section was to provide a manual or "Mode 0" method of
operation where the control panel duplicates the receiver
front panel. The second section was to provide for multiple
automatic modes of operation which preselect the receiver
set-up, acquicition scheme, and method of data handling.
These two sections were approached with the thought that an
operable manual system could then be used to provide the pre-
selected receiver set-up for the automatic modes. Thus, the
basic program was created for the manual mode with provisions
included for subsequent a-dition of the automatic modes as
necessary.
The fundamental concept used in developing the program
was that the control panel buttons could be categorized into
the six groups listed in Table XI and a separate routine
written to handle each of the groups. This idea is outlined
in the simplified flow chart shown in Figure 26. Detailed
flow charts for the entire program are shown in Figures 27-
35. Each of the six main subsections as well as other as-
pects of the Control Panel Operating Program are discussed
in detail below.
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1. Program Initialization and Access
Initially there was only one means of accessing the
C20P program; that was by pushing a button on C2. With the
acquisition scheme added, there will be a second means of
access, the IN/OUT of lock status of the receiver. For
either of these to access the program, the receiver must be
in the REMOTE mode of operation. The control panel button
means of access (NBUT) must first pass a test for valid entry,
and is then used in a computed GO TO statement to trigger the
appropriate routine. The second method, the IN/OUT of lock
status of the receiver, is used to access the acquisition
scheme. This will be covered in more detail in a later sec-
tion.
When the program is initialized, all flags are cleared
and all lights turned off with the exception of the PANEL OFF
light. Thus, the control panel is initialized in the OFF or
LOCKED-OUT condition. The only button which can be used
initially is the PANEL ON button.
2. First Computer GO TO Statement
Once initialized and running, the program can be
accessed by any control panel button which passes the valid
entry tests (see Figure 26) . This button entry (NBUT) is then
processed by the computed GO TO statement which determines the
routine applicable to that button.
3. Frequency Plan Routine
Entry of one of the frequency plan buttons specifies
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a column in the data matrix known as IFREQ. This button
,
used in conjunction with a channel number entry, will select
a unique frequency (see Tables IX and X) in the IFREQ matrix.
In addition to selecting the matrix column, this routine also
lights the appropriate control panel lamp. See Figure 27.
4
.
Receiver Action Button Routine
These buttons pertain to selection of VCO, LFBW, and
NORM/SQ loop. On entry of one of these buttons this routine
will cause the appropriate control bit stream (from data
array IDOT) to be sent to the Primary Receiver to cause a con-
figuration change. A receiver action button entry is only
allowed when in the Manual or Mode condition. This routine
also lights the appropriate lamp on control panel C2. See
Figure 28.
5 Data Entry Type Routine
An entry of this type (CHAN, CTR FREQ, MODE) is used
to SET/CLEAR flags and clear counters in preparation for
handling the subsequent numerical entry. This routine also
lights the ENTRY REQ'D lamp to remind the operator that a
numerical entry is required. See Figure 29.
6 Numerical Entry Routine
These entries are used in conjunction with the DATA
ENTRY TYPE buttons to specify the actual data to be entered.
The actual data is stored in NMBR. NMBR can be a channel
number, a frequency in megahertz, or a mode designation.
This routine is also used to clear or zero NMBR (clear entry)
71
and to increment the decimal point counter (N) if a decimal
entry is made. Numerical entries are only valid when pre-
ceeded by a DATA ENTRY TYPE. Otherwise, they are ignored.
There are no lights operated by this routine. See Figure 30.
7 . Enter Routine
This routine is the heart of all data entries. The
previously made entries to specify data type and numerical
value can be thought of as "setting-up" for use of the ENTER
button. This routine determines what type of data has been
entered, exactly what the data value is, and what to do with
the data. In the case of a channel or frequency entry the
data is sent to the local oscillator driver. A mode entry
is used to select the routine for the desired automatic
mode by means of a computer GO TO. Additionally, if a channel
or frequency entry is being made, and the system is in one of
the automatic modes, this routine will be used to activate
the appropriate acquisition scheme.
When in an automatic mode, entry of a channel number
or frequency turns off the control panel when the routine has
been completed. Since this is normally the last entry made
at the control panel, this is done to prevent any subsequent
accidental entries which might disrupt an operation in pro-
gress. More details on the automatic modes and acquisition
are covered in a later section. The flow chart for this
routine is shown in Figures 31, 32 and 33.
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8. Option Button Routines
Each of the four option buttons has a separate routine
The PANEL ON routine merely turns off the PANEL OFF light and
turns on the PANEL ON light. It also sets the PNLON flag.
Likewise, the PANEL OFF routine clears the PNLON flag and
handles the lights appropriately. The VCO RESET routine does
two things. It sends a control data stream to the Primary
Receiver to reset (zero) the VCO control voltage and it
blinks the VCO RESET lamp on the control panel. The ENTRY
REQ'D button is used as an indicator only. Pushing the
button causes no noticeable action. The flowcharts for these
routines are shown in Figure 34.
The routines detailed above completed the steps
necessary to duplicate the receiver front panel operation at
the control panel. Details concerning the automatic modes
of operation and signal acquisition are covered in the
following section.
E. AUTOMATIC MODES AND SIGNAL ACQUISITION
Selection of an automatic mode (a mode other than 0)
causes the signal acquisition scheme to be brought into use
also; therefore, these routines will be covered together.
1. As previously discussed in Section IV-D, the program
allows for selection of various modes of operation. The term
MODE, as used here, specifies a preset receiver operating
set-up and a particular signal acquisition scheme. The number
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of possible modes is unlimited; however, only three (modes 1,
2, and 33) have been included for demonstration purposes.
See Table XV.
As shown in Figure 33, if Mode 1 or 2 (or any future
value) is selected it is handled by a computed GO TO state-
ment which initiates the appropriate routine. The preset
routine will set the receiver steady-state VCO and LFBW,
IFBW, Normal or Squaring Loop, and satellite frequency plan
as well as lighting the appropriate lamps on the control
panel. It also sets values for acquisition parameters per-
taining to step-size (ISTEP) , step-rate (IDLAY) , and loop
bandwidth. The operator must then enter the desired channel
number or frequency at which time the acquisition routine
will be initiated.
If Mode 3 3 is selected, the entry is handled by the
Mode 33 routine. This routine turns off all control panel
lamps associated with the Primary Receiver as it is no longer
in use. The routine also sets a flag (Mode 33) in insure
proper calculation of the local oscillator frequency for use
with the AN/WSC-3.
It is anticipated that further automatic modes will be
needed in the future. Their inclusion in the program requires
only the following minor modifications: (1) Expand the "2ND
Computer GO TO" to include the additional mode; and (2) Modify
the test for illegal modes so that it will now allow the new
mode. The routine for the new mode can now be inserted as a
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TABLE XV - AUTOMATIC MODES
Mode No. Functions
1 VCO - 1
S/S LFBW - 3 Hz
ACQ. LFBW - 10 Hz
IFBW - 3 kHz
IDLAY - 2000
N/SQ - Squaring
Freq. Plan - GAP
ISTEP - 5 Hz
2 VCO - 2
S/S LFBW - 10 Hz
ACQ. LFBW - 100 Hz
IFBW - 1 kHz
IDLAY - 300
N/SQ - Squaring
Freq. Plan - FLTSAT B
ISTEP - 50 Hz




S/S LFBW Steady-state loop bandwidth
VCO Voltage controlled oscillator
ACQ. LFBW--Loop bandwidth during acquisition
IFBW Intermediate frequency bandwidth
N/SQ Normal or squaring loop operation
ISTEP LO step size during acquisition
IDLAY Delay (MSEC) between steps during acquisition
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block following the previously last automatic mode routine.
Future probable additional functions of the automatic
mode will be to preset the data taking or count interval and
local oscillator step rate when in acquisition. The auto-
matic mode routine can also be used to select whether to plot
data, store data, or both.
2 . Signal Acquisition Routine
The purpose of this routine is to cause the receiver
to search for a signal whenever one of the following conditions
occurs: (1) A new channel number is selected; (2) A new
center frequency is selected; (3) A previously "LOCKED-ON"
signal is lost. This search is accomplished by first setting
the receiver to a wider LFBW and then stepping the local
oscillator through a given range around the selected fre-
quency. Throughout the search, periodic sampling of the re-
ceiver IN/OUT status (ISTAT) is done to note when acquisition
occurs.
If the search is completed without acquisition, the
routine will cause the 'ENTRY REQD * light to blink five times,
thereby notifying the operator. During the acquisition
routine, the local oscillator will be stepped through the
given range of searched frequencies ten times or until stopped
either by locking on a signal or by operator interaction.
The operator may cancel this search and end acquisition at
anytime by making any button entry at the control panel. At
this time, acquisition will not be restarted except through
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the normal sequence of entries (i.e. a new channel number or
center frequency is entered) . If acquisition does occur,
this routine will then cause the receiver to return to the
desired steady-state LFBW for the selected mode.
A flowchart for the acquisition routine is shown in
Figure 35. The step size (ISTEP) and step rate (IDLAY) used
in the program were chosen for test purposes only and can be
adjusted to suit operational conditions as necessary. The
currently selected step size is 5 Hz for Mode 1 and 50 Hz for
Mode 2. In the program these step sizes are specified in
tenths of Hertz as are all of the local oscillator frequen-
cies. The step rate (delay time between steps) currently in
use is 2 seconds for Mode 1 and 3 seconds for Mode 2.
The search routine first increases the, local oscilla-
tor frequency by going through 5 step-up and delay increments,
then decreases the frequency by going through 10 step-down
and delay increments, and then back up by 5 again returning
to the original frequency. Thus, one search cycle requires















































































Figure 30 - Number Entry Routine
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In the future, the C20P program will also include a data
taking capability. That is, the ability to read the HP fre-
quency counter (A7) and transfer this data to either a dis-
play or storage device. Presently, when the program has com-
pleted handling an interrupt from either the receiver or con-
trol panel, it goes into a "wait" (Call KTLWAT) or dormant
state until the next interrupt occurs. When data taking is
added to the program, instead of returning to a dormant con-
dition on completion of handling an interrupt, the program
will go into a data taking loop. On sebsequent interrupts,
it will discontinue data taking, handle the interrupt, and
return to data taking. The statements needed to accomplish
this sort of loop are already included in the C20P program as
comments (Call A6DATA and GO to 6)
.
B. DATA PROGRAMS
Appendix B of this report contains a copy of a subroutine
(A6DATA)
, currently being tested to handle the data taking
capability of the program, and a copy of the stand alone pro-
gram from which it was condensed (A6DAT) . The called sub-
routines and the HP 9 8 30A DATA LINK program are also in-
cluded in Appendix B. The DATA LINK program and subroutines
HPCMD and HPDATA are covered in reference 14.
The A6DATA subroutine requires interfacing the INTERDATA
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7/32 computer with a Hewlett Packard model 9830A calculator.
Timing problems were experienced in attempting to get these
equipments to operate together. These timing problems, at
present, preclude the possibility of adding the data taking
feature to C20P. The HP 9 830A is presently used to manage
the IEEE 488 data bus through which the frequency counter
provides its data. A modification to the INTERDATA 7/32, to
be made in the near future, will allow it direct control of
the IEEE 488 bus and eliminate the need for the HP calculator.
Therefore, further efforts toward eliminating the current
timing problems are considered inappropriate. However, when
the appropriate subroutine is developed, it may be added to
C20P by merely deleting the Call KTLWAT statement and adding
the Call A6DATA and GO TO 6 statements.














Figure 35 - Data Taking Subroutine
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VI. CONCLUSION
The necessary circuit modifications and additions to the
Primary Receiver have been installed and tested and the
receiver is operating as designed. The Primary Receiver Con-
trol Panel installation has been completed and a computer
program developed to allow receiver operation from this con-
trol panel. The control panel operating program has been
tested, debugged, and operationally demonstrated.
With the exception of the data taking capability, the
integration of the Primary Receiver into the NAVPGSCOL SATCOM
Signal Analyzer is complete.
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APPENDIX A - C2 OPERATING PROGRAM (C20P)
********** C2 OPERATING PROGRAM **********
THIS PROGRAM INTERFACES THE C2 CONTROL PANEL WITH




DATA ID0T/X , 240 , ,X , 241',X , 244 , ,X I 245 , / 7*X , 000' ,X • 2 1 ' ^
C X•211 , ,X'214',x , 215 , ,X'30O , ,X'302 , ,4*X , O00 , ,X'2 0O ,
,
C X , 201 t ,X , 204 , ,X t 205 , ,X•120',X l 123 , ,X , 180 , ,X•138 , ,
C XMAO'/X '4C6' ,X'433' /
DATA NVAL/9*0,7,8, 9,22 ,4*0,4,5,6,2 3, 1,2, 3, 7*0/
DATA IFREQ /98S25 0030, 988500000 , 9887 50000, 989300030,
C98 92 5 0000, 989 5 000 00, 9 3 97 50000, 990000000, 9y 02 5 3 000,
C 99 500 000, 9 90 7 5000 0,99 1000000,991 2 50030, 99 15 03000,
C99 17 50000, 992000000, 99? 2 50000, 992 503000, 99 275 0000,
C 9 93000000, 993 2 5 0000, 993 5 000 00,10 41 530000,1075 5 00000,
CO, 1004500000, 101 9500000, 1036503303, 1353503003,
C 10695 00003, 1034 500033, 11 53 5 00003, 11 635 00030, 11 82 530000,
C1 1975 00000, 9 3 94 5 003, 9 39 5 5 0000,939600000, 9 3965 003,
C 9 39700 000, 939 7 5 000 0,93 9 300 000, 9 39 3 50 000,93 99 0300 0,
C9 39953000, 94 3000000, 940 100000, 11 06330333, 3,
C1 005 500000, 1020500003, 1037500030, 105 4500000, 1370500300,
C 1335 530000, 11 54500000,1 169500000,1 1835 00000, 11 98 500000,
C 94 045 30 00, 940550000, 940600 000, °4 0650030, 940733300,
C 94 075 0000, 94 03 00030, 9 408 5 0000,94 09 0000 0,94 09 5 30 00,
C941000000, 941 100000, 11 170 00000,0,
C 1006500000, 132 1500000, 103 3 500000, 105 5 500003,
C1071 500000,1 036500000,1 1555OO000 r 1 170500000,1 1845 00000,
C1 199530003,941 450000,941 550000,941 600000*, 941650000,
C94 1700000, 94 1753000, 94 1800000, 94 1353000,94 1903000,
C 94 195 0000, 942000000,942 100000, 11 23000300/
C
C
C ESTABLISH INITIAL CONDITIONS AND 3RING PANEL UP
C IN THE 'PANEL OFF ' STATE.
C



















WHEN OATA TAKING IS ADDED TO THIS PROGRAM, THE
FOLLOWING TWO STATEMENTS WILL PUT THE PROGRAM
IN A LOOP TO TAKE DATA AND UPDATE THE STATUS





IF (IUNIT.EQ.2) GO TO 15
IFUUNIT.EQ.6) GO TO 400
CALL KTLRET
GET A BUTTON U I CHECK VALID ENTRY / GO TO ROUTINE
15 CALL KTLOFF (6,INTRPT)
NBUT=IVALUE
IF( NBUT. EQ.44)PNL0N=. TRUE.
IF (,NOT.PNLON)GO TO 10
IF (NBUT. GT.47.0R.N3UT.LT. 1 )G0 TO 10
1ST COMPUTED GO TO
GO TO (20,30,40,50,10,10,60,60,60,70,70,70,70,80,80,80,
C 80, 70, 70, 70, 70, 70, 70, 70, 80, 80, 80, 80, 80, 80, 70, 70, 70,
C 90, 80, 80, 80, 80, 80, 80, 80, 80, 80, 100, 110, 115, 10), NBUT



























ROUTINE FOR NUMBER ENTRY BUTTONS
IF( .NOT.DATENT)GO TO 10
IF (N3UT.EQ.33)G0 TO 73
IF(N3UT.EQ.32)G0 TO 72








ROUTINE FOR RCVR ACTION BUTTONS
IF(.NOT.MODE0)G0 TO 10
CALL KTLWRC6, ID0TCN3UT-13) )
GO TO 200
ROUTINE FOR 'ENTER 1 BUTTON
WHICH DATA ENTRY BUTTON PUSHED
90 IF (NTYPE.EQ.7)G0 TO 94
IF(NTYPE.EQ.S)GO TO 96
IF (NTYPE.NE.9)G0 TO 10
MODE=NMBR
















SELECT THE CHANNEL NUMBER
94 IF(NMBR.GT.23)G0 TO 10
IF(NM3R.LT.0)G0 TO 10
IF (MODE 33) L0=(405 0Q0000-IFREQ(N V!3R + 1 ,JFREQ) /1 0-1 5000000
'
IFC.N0T.M0DE33) L0= I FREQ (NMBR+1 , J FREQ )
CALL <TLWR(3 / L0)
IF(MODE33)LNKDN=4Q5000000-LO/10









940 F0RMATC3A1 ,'CHAN=' ,12, ' C FREQ= ' , I 3, ' . ' , I 6)
95 IF(M0DE0)GO TO 97





















THIS ROUTINE IS TO CAUSE THE A6 RCVR TO GO INTO AN
ACQUISITION LOOP WHENEVER CHAN/FREG CHANGES ARE
MADE OR THE SYSTEM DROPS OUT OF LOC<.





-1 INDICATES A6 NOT AVAIL. FOR AUTO MODES





IF (ISTAT.EQ.O) GO TO 565
610 CONTINUE




ISTAT = KTLST (6, JUNK)
LO=LO-ISTEP
CALL KTLPND(IDUMY,INTPND)
IF (INTPN0.EQ.1 )G0 TO 97
CALL KTL*/R (8,L0)
IF (ISTAT.EQ.O) GO TO 565
620 CONTINUE
GO TO 601
8LIN< THE 'ENTRY REQD' LIGHT TO INDICATE












IF (L.LT.IO)GO TO 600





SELECT THE CTR FREQ
THERE IS SOME ARITH. IN THIS ROUTINE TO
PREVENT OVERFLOW DUE TO LARGE VALUES
96 IF (N.LT.0.0R.N.GT.6)G0 TO 10
NEXP=6-N




962 IF(M0DE33) L0 = ( 405 OOQOQO-Ntf B R) * 1








WRITE (3, 960) IP1,IP2,IP3,LNK1ST,LNK?ND
960 FORMAT (3A1 ,'CHAN=NA C F
R











ROUTINE FOR PANEL ON
CALL KTLWR(2,-45)
GO TO 200




IF (.NOT.MODEQ) CALL KTLON (6,INTRPT)
GO TO 10
VCO RESET ROUTINE





ROUTINES FOR MOOES OTHER THAN
120 IF(M0DE.EQ.33)G0 TO 333
IF(M0DE.GT.2)G0 TO 10
2ND COMPUTED GO TO
GO TO (130, 140), MODE












C **** MODE 2 ********* VC02-10 *** IFBW-1 *** SQ ***
97










C ************ ADD NEW AUTO MODES HERE ************
C





C M0DE33 WSC 3 OFFSET MODE
C



















































































































ADDRESS OF TASK QUEUE
TQSI OLD TSW SAVE LOC





TITLE SUBROUTINE ENTRY AND EXIT PROCEDURES
EQU * LOCAL SUBROUTINE
SHI RC, STACK
STM RQ,SAVC(RC)


















































NOT = 6, CRASH
NOT BE A HALFWORD FILLER
-OF-PARAMETERS HALFWORD:
MASK TO NEXT LOWER FULLWD
R6 HAS 1ST ADDRESS PASSED
R4 HAS UNIT NUMBER
R7 HAS 2ND ADDRESS PASSED
R5 HAS VALUE
RETURN TO MAIN ROUTINE
LOCAL SUBROUTINE





MASK TO NEXT LOWER FULLWD
RETURN TO CALLER OF KTL..











LOAD THE RETURNED NO





























































SKIP IF NOT OFF-LINE
RETURN STATUS -1 AS KTLST
RETURN -1 AS VALUE






FCN = NO OF ENTRIES QUEUED
RETURN AS VALUE, TOO
RETURN













































DEFINE A TASK GUEUE
ENABLE TQ ENTRY AND TRAP
LOC. COUNTER, ==> RETURN
TURN ON CONNECTION TO A DEVICE
LOAD ADDR OF TASK QUEUE
SKIP IF HAVE "A QUEUE
ADDR OF QUEUE DEFINED HERE
STORE IT AT QUEUE POINTER
SIZE OF QUEUE
STORE IT IN QUEUE
NUM3ER NOW ON QUEUE
STORE IT IN QUEUE
NEW TSW: ENABLE TQ ENTRY
STORE AS TSW DURING INT.
NOW HAVE VALID TASK QUEUE
ADDRESS OF INT. HANDLER
STORE PTR TO INT. ROUTINE
SAVE USER ROUTINE ADDR
CONNECT SELF SVC6 FUNCTION
CONNECT TASK TO DEVICE
ENABLE TASK INTERRUPTS
ENA3LE-INT. SVC11 FUNCTION



































TURN OFF CONNECTION TO DEVICE
DISCONNECT SELF S\/C6 FCN
DISCONNECT TASK FROM DEV
DISA3LE-INT. SVC 1 1 FCN
DO SVC11 TO DISA3LE INT.
RETURN SVC 6 STATUS
RETURN TO CALLER
WAIT FOR TASK TRAP
































TABLE OF DUMMY DC3






















































































STORAGE FOR USER'S VECTOR
OS VECTORS TO HERE ON INT.
SAVE INTERRUPT EE »S REG
BE RESTORED 3Y KTLRET
ADDRESS OF USER'S ROUTINE
GO TO USER, WHO CALLS:
RETURN INPUT DATA:
SWITCH TO OWN STACK
POP PARAMETER* FRO*! QUEUE
MASK TO LOW BYTE
STORE UNIT NO.
MASK TO LOW BYTE





























RELOAD INTERRUPTEE 'S REG











WAITMS HAS ONE CALLING PARAMETER, THE LENGTH OF TIME,
IN MILLISECONDS, THAT THE CALLER'S TASK IS TO BE
DELAYED.













APPENDIX B - DATA PROGRAMS
****************** A6DAT ******************





7U23G 2 , 7U2SG 1 ' , 7U23GO • , • ? U233 • 7
'
,
, ?U2aG>' / , ?U2aG='/
CNTIMES ARE /1QOS,10S,1S,100MS,10MS,1MS/
INITIALIZE BUS AND COUNTER
CALL HPCMDC7U2SE8E2)
CALL WAIT
ENTER THE NM3R FOR THE DESIRED CNTIME
WRITE(5,5)
5 FORMAT CENTER CNTIME 1,2,3,4,5, OR 6)
READ (5,10)L
10 FORMAT (11)








USE COUNTER VALUE TO CALCULATE SIGNAL FREQ
AND DISPLAY RESULT ON STAT.
THIS CALC. WILL CHANGE FOR EACH CNTIME DUE
TO THE RETURNED VALUF NUMBER OF SIG. DIGITS.






IP3=Y , 40000000 ,
WRITE (3,503) IP1,IP2,IP3,RF
500 FORMAT (3A1 'SIGNAL = F11.7)








THE PURPOSE OF THIS SU3R0UTINE IS TO
THE MAIN RECEIVER COUNTER.
INITIALIZE












THE PURPOSE OF THIS SUBROUTINE IS TO READ THE
MAIN RECEIVER COUNTER.
IT IS UNDER FILE NAME CNTDTA.FTN
SUBROUTINE CNTDTA(CNT)
INTEGER CODEU)











THIS SU3R0UTINE READS THE TIME
IT IS UNDER FILE NAME TIME.FTN
SUBROUTINE TIME(T)
INTEGER CODEU)
CODEd ) = '?J5'
CODE(2)=' '
CODE(3)='
















THE PURPOSE OF THIS SUBROUTINE IS TO WRITE COMMANDS
TO THE MAIN RECEIVER COUNTER TO CAUSE IT TO GO TO
THE DESIRED COUNT PERIOD.




C D E C 3 ) s i '
C0DE(4)='
'






















SUBROUTINE HPCMD TRANSFERS COMMANDS TO THE HP BUS THROUGH
THE HP 9830.













SUBROUTINE HPDATA READS DATA FROM THE BUS




















THIS SUBROUTINE CAUSES THE SYSTEM TO WAIT UNTIL THE











10 REM THE PURPOSE OF THIS PROGRAM IS TO ALLOW THE HP 9830
20 REM TO ACT AS A DATA LINK BETWEEN THE 7/32 AND THE IEEE
30 REM 488 BUS
40 REM DIMENSION THE STRING VARIABLES TO BE USED
50 DIM A${72},B${72},C${72} / D${72} / E${72}
60 REM
70 REM SET UP THE SYSTEM FOR THE DATACOMM LINK
80 REM













2 20 REM READ THE INTERDATA MT 7/32
230 REM
240 TREAD ( 1,ASC)A$
250 REM
260 REM DETERMINE WHAT THE 7/32 WANTS TO DO
270 REM
280 B$=A${1,1}
290 IF B$="l" THEN 360
300 IF B$="2" THEN 540
310 IF B$="3" THEN 620
320 GOTO 240
330 REM
340 REM ROUTINE FOR THE CMD
350 REM
36 A=POS(A$,", n )


















520 REM ROUTINE TO CHECK THE BUS STATUS
530 REM
540 IF (STAT13=0) THEN 570
550 TWRITE( 1 , ASC) "0 " , 15
560 GOTO 240
570 TWRITE( 1 , ASC) "1" , 15
580 GOTO 240
590 REM
600 REM ROUTINE TO ENTER DATA FROM THE BUS
610 REM
620 ENTER (13,*)E$
6 30 WAIT 50
640 TWRITE( 1,ASC)E$
645 WAIT 50





APPENDIX C - ACRONYMS AND MNEMONICS
This appendix contains a list of the acronyms and mnemon-




























Primary Receiver Control Panel
Primary Receiver
Frequency Counter














Program Data for Receiver Control
Program Data for Numeral Button Values
Program Data for Satellite Frequencies
Variable to Specify a Satellite
Variable to Specify a Data Entry Button
Variable to Specify a Button Number
Variable to Specify a Number Entry
Channel
Center Frequency




ISTEP Variable to Specify LO Step Size in Acquisition
IP1,IP2,IP3 Variables to Position Display on CRT
CNT Variable for Frequency Counter Reading
T Variable for Time
STAT Display CRT at Operator's Console
CNTIME Gating Time for Frequency Counter
CODEO ASCII Variable to Control Frequency Counter
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